I. INTRODUCTION
T HE transition from traditional power grids to smarter ones mandates increased dependence on information and communication technologies (ICT) [1] , [2] . This dependence is continuously growing with the introduction and evolution of emerging technologies, such as advanced metering infrastructure (AMI), MGs, phasor measurement units and electric vehicles. A Smart Grid can be defined as a modernized electrical grid that utilizes communications and information technology to make automated decisions to improve the reliability, economics, efficiency and sustainability of the production and distribution of electricity. The definitive model of the Smart Grid has yet to be defined, however, the model will reflect the widely A. Mohamed is with the Smart Grid Laboratory, Department of Electrical Engineering, City University of New York, New York, NY 10031 USA, on leave from the Department of Electrical Engineering, Menia University, Menia 11432, Egypt (e-mail:,amohamed@ccny.cuny.edu).
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Digital Object Identifier 10.1109/TSTE.2018.2873699 recognized key capabilities essential for successful implementation, such as [3] : enabling massive deployment and efficient use of distributed energy resources with integration capabilities to fully communication based control platforms; enhancing the efficiency, resiliency, sustainability and self-healing capabilities of an electric power grid; facilitating the interaction of consumers with energy management systems to support demand-response and load shaping (e.g., peak shaving) functionalities; allowing real-time, scalable monitoring of grid status and operations through the deployment of advanced metering and supervising systems; supporting the electrification of transportation systems (e.g., plug-in electric vehicles and electric rail systems) [4] , [5] . From a practical point of view, the above vision of a smart grid requires pervasive communication and monitoring capabilities [6] . Therefore, it is crucial to analyze the impact of ICT networks performance degradation on the grid operation.
A microgrid is a group of interconnected loads and distributed energy resources within clearly defined boundaries. It acts as a single controllable entity with respect to the grid and can function in either grid-connected or islanded mode [7] , [8] . In order to optimize the operation of an MG, i.e., maintain generation/demand balance, maximize energy harvesting from renewables, minimize dependence on the main grid, etc., an efficient control technique is required. DC MG control could be realized, among others, using one of two main methods: (1) Voltage based droop control; or (2) Centralized control [9] .
Voltage droop control is akin to frequency droop in AC networks and is achieved by sharing the demand among parallel converters. It is based on using the voltage of the physical link between the converters, namely the DC bus, to signal deviations in the generation/demand ratio [10] , [11] . For instance, a decrease in the DC bus voltage indicates generation deficiency; therefore, all converters start to increase their output power set points until the balance is achieved, i.e., the DC bus voltage is restored. This control technique has several pros, e.g., it allows power sharing while providing active damping to the system, it offers a plug and play feature since new converters can be seamlessly integrated to the DC bus, and above all, it does not require communication [11] . However, it has drawbacks as well, such as the deterioration of current sharing caused by load dependent voltage deviations, having circulating currents [12] , and its failure to achieve optimal performance of the MG.
In centralized control, individual DERs and controllable loads, if any, are controlled via local control agents. The data from local DERs and load agents are aggregated in the MG central controller (MGCC), processed through a predefined control algorithm, then feedback commands are sent back to the local agents through wired or wireless communication. This allows the design of energy management algorithms that have the potential to achieve optimal, or at least near-optimal, MG performance. However, the main concern about communication-based control is the hypothesis that the reliability of the MG may be affected by the intrinsic drawbacks to ICT networks, e.g., delays and/or packet loss. Even though this hypothesis is decisive while designing MGs and MGCCs, proving it right or wrong, received minor attention in literature.
A few papers in the literature have studied the interdependence between the power grid and ICT network on a large scale [13] - [15] , which modeled and analyzed the impact of communication nodes failure on a large-scale power system, and the initiation of a cascading failure. However, there is no technical analysis on the impact of ICT latency, from the power systems perspective, on the performance of smart grids or small-scale systems such as distributed energy resources (DERs) and/or DC MGs. Some papers focused on the AC MGs [16] , [17] . The work in [18] introduced an improved droop control method by integrating it with a low bandwidth communication decentralized control scheme. A portion of the work briefly discussed the impact of communication delay on the control of the MG. In [19] , researchers proposed a hierarchical control scheme for DC MGs cluster, where the primary control layer is droop control based and the secondary level is decentralized control based. A portion of that work briefly showed the impact of communication delay on their proposed control without analysis, concluding that with long delays the proposed control system fails. To the best of our knowledge, this paper is the first attempt to investigate/analyze the impact of communication latency on the performance of centralized control DC MGs from a power system perspective.
II. MG COMMUNICATION NETWORKS
In MGs, and in smart grids generally, the communication network functional requirements, e.g., data rate and coverage range, significantly vary depending on the control layer. Therefore, the communication networks of a smart grid are typically designed in a hierarchical multilayered architecture [20] , as shown in Fig. 1 . This architecture includes:
Home Area Network (HAN): It provides low bandwidth, twoway communications between home appliances and equipment (e.g., smart meters), or among MG resources and loads. Data being exchanged might be voltage, current and frequency measurements, which could be utilized in MGCC, demand response, home/building automation, etc. The communication techs that are usually deployed within these networks could be wired or wireless, such as Zigbee, Bluetooth, and WiFi [21] .
Neighborhood Area Network (NAN): It acts as a gateway between HANs and the upper layer, transmitting information from the consumer premises to the utility data center for processing and feedback action [22] , [23] . NANs involve LTE, WiMax, WiFi, etc. This layer is needed when aggregating Wide Area Network (WAN): Its main task is to transfer the overall aggregated data to grid operators, and command signals to the consumers; therefore, it has to be highly reliable, and be able to carry large data on a wide range [23] .
Wireless technologies can be used for information exchange between controllers in an MG. They eliminate the need for physical connections. Moreover, they can be used as a redundant system even if a wired connection exists for increased reliability. For instance, data traffic could be routed to the wireless network, mitigating congestion on wired links, to increase data transfer speed. Table I shows a comparison of some common wireless communication technologies, including Zigbee, Long Term Evolution Machine to Machine (LTE M2M), High Speed Packet Access Machine 2 Machine (HSPA M2M) and WiFi [24] - [26] . Their delay impact on the DC MGs performance will be discussed in Section V.
III. TRANSIENT ANALYSIS DURING DELAY
In this section, analysis of the impact of communication latency on DC MGs during islanding was conducted. Moreover, a discussion of how the DC bus voltage varies when a communication delay takes place was presented. Deviations in the bus voltage are critical since they affect the stability of the MG, and are directly related to the relays settings within the MG. Two mathematical models were derived to examine the variation of the large signal (ignoring ripples) of the DC bus voltage V Bus (t) with various ranges of time delays, associated with the various communication techs described in Section II. 
A. Approximate Model
Considering the Block diagram of a general DC MG, at the islanding instant (t o ) as shown in Fig. 2 , an approximate mathematical model was derived representing the circuit response. In case of delay and none of the converters is preserving the DC voltage, KCL can be applied at t 0 as follows:
Where
Where C bi and C bo are the capacitances of the bidirectional and boost converters respectively, m and n are the numbers of bidirectional and boost converters, R load is the DC bus load and k is their number connected the DC bus. Integrating (2):
D C is the DC bus voltage just before the islanding, α = t − t 0 is the delay time. (4) Introduces a rough estimation of how the DC bus voltage will behave in an islanding mode, while none of the MG agents received a signal to regulate the DC bus voltage, because of the time delay within centralized control. The accuracy of this model is noticeably degraded with increased latency, since the dynamics of the sources and converters were not included, as will be discussed in Section V.
B. Detailed Model
Considering the Block diagram shown in Fig. 2 , during gridconnected operation, applying KCL at the DC bus:
Where I G , I D , I inv , I bo and I bi are the generated currents from all sources, total demand, inverter, bidirectional and boost converters currents, respectively. During steady state, I G ≈ I D . Therefore, the rate of change of the DC bus voltage with respect to time is almost zero. However, at the moment of islanding, I inv = 0 A almost instantaneously, forcing the capacitors connected to the DC bus to inject or receive current (discharge or charge) to maintain its voltage level at the instant of
Where:
− are the boost, bidirectional, photovoltaic, generated currents and duty cycle right before islanding, respectively. The value of I bi−i | t 0 − is calculated based on the current reference prior to islanding, I m is the difference between the currents I G | t 0 − and I G | t 0 + that was generated just before and after islanding. ΔI bo−i | t 0 + and ΔI bi−i | t 0 + are the difference in boost and bidirectional converters output currents just after islanding. The signs in (8) and (10) are dependent on whether P generated is greater or less than P demand in the islanded mode. (6) could be rewritten as:
By integrating (11) , (13) is obtained, then simplified to get (14) :
The dynamics of the sources and controllers need to be introduced to (14) , to improve the accuracy of the model. At the instant of islanding, the increase/decrease in the DC/DC boost converter output current is governed by (8) . This leads to a new operating point on the I-V curve of the solar array (towards {0, I sc } if I m is −ve, and {V O C , 0} if I m is +ve). The maximum power point (MPP) tracker (MPPT) attempts to recover to the MPP. However, since the delay time is short compared to the MPPT speed, the new operating point can be considered stationary during the delay time. Therefore, I bo−i can be considered as a constant current source during that time, while the discharging rate will be dominated by the highest C bi and the DC MG equivalent circuit will be as shown in Fig. 3 , with the circuit components colored in blue connected. However, if there is C bo−i , which is greater than any other individual capacitance, the discharging rate will be dominated by that C bo−i and the equivalent circuit will be as shown in Fig. 3 , with the circuit components colored in red connected instead of the blue ones. Therefore (12) and (14) can be written as follows:
Where x is the number of the bidirectional converter that has the highest capacitance, y is the number of the boost converter that has the highest capacitance, Condition 1 is: And Condition 2 is:
Conditions 1: Means that if there exists a bidirectional converter capacitance in the circuit which is greater than any other individual capacitance in the DC MG then I G | t 0 + can be approximated as shown in (15) .
Conditions 2: Means that if there exists a boost converter capacitance in the circuit which is greater than any other individual capacitance, the discharging rate will be dominated by it.
(4) and (16) will be used to calculate the DC bus voltage at the instant of islanding and during the delay, and their accuracies will be compared with detailed simulation results. During the delay, the controllers are blind and there is no local controller to regulate the DC bus voltage and therefore the bus voltage temporarily floats. (4) and (16) capture this floating behavior during the delay.
IV. DC MICROGRID CASE STUDY

A. System Topology
The topology of the DC MG example under study in this paper is depicted in Fig. 4 . It comprises the followings: a 6 kW photovoltaic (PV) system that is integrated to the DC bus through a step up DC-DC converter, a 1.8 kW batteries integrated to the DC bus through a bidirectional DC-DC charger, a bidirectional AC-DC smart inverter tying the DC MG to the main grid. The working voltage of the DC MG is 300 V, and it includes a total load of 8 kW, where 1.5 kW connected to the AC side and 6.5 kW connected to the DC bus. The various individual converters are controlled locally, and a central MGCC is used to coordinate the operation of the local control agents and optimize the MG performance. The complete details about the example MG including the circuits design, the components values, the monitoring system, and the complete control algorithm can be found in [27] - [36] .
B. System Control Scheme
The control hierarchy for the DC MG is a communicationbased scheme. In the primary layer, the local controllers (LCs) are state driven (i.e., controlling their respective converters by continuously monitoring certain state variables), which requires incessant communication, e.g., voltage/current measurements and pulse signals to the switches of the converters. These types of signals are usually transmitted through wired communication channels since the LCs collocate with the measurement devices of their converters. In the secondary layer, the modes and set points are being assigned to each LC by the MGCC, to maintain the required voltage level within the DC MG and optimize its operation [29] . DC/AC agents are being utilized for monitoring purposes to detect and report any violations to the MGCC, e.g., exceeding the permissible voltage limits, according to the standards [37] , [38] . Also, the relays within the protection system report any fault to the MGCC. In the presented control scheme, all signals received or sent by the MGCC (i.e., signals within the secondary layer) are wireless signals. These signals are explained in Table II and can be seen in Fig. 4 .
The LCs of the DC MG understudy have different types of control. The boost converter LC (BLC) could operate as a voltage regulator or MPPT as shown in Fig. 4 , based on the Cm B o signal from the MGCC. The bidirectional converter LC (BiLC) has two types of operation, current and voltage control. For the current control, two PIs are being utilized to reach the desired current reference for charging and discharging operations. For the voltage control, a nested PI is implemented as shown in Fig. 4 . As for the inverter LC, it is responsible for fixing the DC bus voltage during the grid-tied mode. It could operate in current or voltage control. The inverter LC receives the voltage measurements of the three phases (v abc ) on the AC side, then the phase and frequency are acquired using phase locked loop (PLL) to enable synchronization with the main grid as shown in Fig. 4 . Also, it receives the inverter output currents in the abc frame of reference and converts them to the dq0 frame of reference. In order to control the active and reactive current (i.e., power) separately, the inverter LC regulates I d and I q currents through separate PI controllers. Then, the output dq voltages, after decoupling, are used to generate the modulation signals. 
C. System Operational Modes
The MGCC of the DC MG shown in Fig. 4 . operates in either grid-tied or islanded mode as shown in Figs. 5 and 6. Each mode encompasses several sub-modes. The MGCC triggers a transition between the modes/sub-modes based on the most recent and the stored signaled events from the agents, relays, and LCs. All transition triggering signals (A D C , A AC , R inv , R B , R P V , S bi , and S u ) are either one or zero, where "0" indicates normal operation and "1" indicates the opposite. For example, if R B is "1," that means that the bidirectional converter is disconnected, when it's "0," it indicates normal operation.
Grid-tied Mode: In this mode, the objective is to maintain economic operation by managing the exchange of power between the MG and the main grid. The transition between the sub-modes occurs according to the pricing signal from the utility S u , the state of charge of the batteries S B i , and the state of the bidirectional relay R B . During normal operation, the MGCC commands the inverter LC to regulate the DC bus voltage, the BLC to perform MPPT, and the bidirectional converter to be neutral (i.e., current control with I ref = 0). If S u changed to "1" (i.e., energy price is low), the MGCC checks the last battery state of charge (SOC) to confirm it's not fully charged (S B i = 0), and R B = 0 to assure that there is no fault operation, then a transition to the charging sub-mode takes place. In this sub-mode the BiLC start charging the batteries with maximum current (i.e., I ref = 5 A, 1C) to exploit the advantages of low energy price, while the other LCs maintain the same operation. The rest of the transitions can be observed in Fig. 5 and Table IV .
Islanded Mode: This mode is either triggered if SSR inv signals fault condition (R inv = 1) or the AC agent reports a grid disconnection due to frequency or voltage violations on the AC side (S AC = 1). The islanded mode contains initial islanding; contingency; critical; extreme; and shutdown sub-modes as shown in Fig. 6 . Once this mode is triggered, the MGCC activate the initial islanding sub-mode commanding the BiLC to fix the bus voltage and the BLC to maintain MPPT control. If R B changed to "1" (i.e., faulty operation of the bidirectional converter), a transition to the extreme sub-mode occurs. In this sub-mode, the boost converter regulates the bus voltage and a maximum load shedding is executed (i.e., 5∼10% of the total loads). This is because of the intermittent nature associated with the photovoltaic generation. During the extreme sub-mode, if R P V changed to "1" indicating faulty operation of the boost converter, or S B o changed to "1" indicating sever intermittency, a transition to the shutdown sub-mode will take place. This transition occurs to preserve the safety of the connected loads. The rest of transitions can be observed in Fig. 6 and Table IV. The MG was designed to self-sustain its loads during initial islanding sub-mode. There are three levels of load shedding within the rest of sub-modes. The first level of load shedding is executed during the contingency sub-mode such that a portion of the solar energy power is supplying the critical loads and the rest is charging the batteries for emergencies. The second level of load shedding takes place during the critical sub-mode when the boost converter is tripped, or it is sunset. Load shed in this sub-mode is done such that the amount of power of connected loads is equal to that from batteries. The maximum level of load shed is commanded during the extreme sub-mode such that the connected loads has minimal demand and could withstand a wide range of voltage variations to handle solar fluctuations due to intermittency. Through these sub-modes, load shed is done in a downstream unidirectional fashion (i.e., no reconnection of loads unless the normal operation is restored).
In order to analyze the impact of ICT dependence, we will intentionally delay the control messages between the MGCC and LCs and inspect the impact on the MG operation and the transitions between its sub-modes. If the signal transmitted from the MGCC to the LC that is supposed to fix the bus voltage is delayed, then no converter is regulating the MG bus voltage during the delay. Therefore, the DC bus voltage temporarily floats, which may lead to the MG shutdown if the V or I swing meet one of the protection system pick-up thresholds.
V. RESULTS AND DISCUSSION
The proposed control scheme operations described in the previous section will be shown through selected case studies, during which a series of transitions between the sub-modes of the islanding and grid-tied modes take place. The cases will be presented by two sub-plots showing five different states of operation. The first sub-plot of each case shows the load, inverter, bidirectional, and boost converter currents. The second sub-plot shows the variation of the DC bus voltage. Two cases will be presented showing the DC MG operation in grid-tied and islanded modes. A third case will be presented to show the impact of delay on the MG operation during the transitions between the islanding sub-modes. Then the math model validation and applications will be discussed.
A. Cases Demonstrating the DC MG Operations
Case 1: Demonstrates the MGCC control during the gridtied mode, the connected loads to the DC bus in this scenario are equal to 3.6 kW. BLC is MPPT controlled, BiLC is in a neutral state (i.e., I ref = 0), and the inverter is regulating the bus voltage to 300 V. During segment (1), S u changed to "1" indicating low energy price. The MGCC checks the last signal sent from SSR Bi to confirm the bidirectional converter connectivity (R B = 0) and the last signal from BiLC confirming that the batteries are not fully charged (S B i = 0). Then the MGCC switch to the charging sub-mode commanding the BiLC to charge the batteries with 1C (i.e., current control with I ref = 5 A) to take advantage of the low energy price. It can be seen in Fig. 7(a) that the bidirectional current (I B i ) changed to −5 A and since the inverter is maintaining the bus voltage, the inverter current (I inv ) increased to 5 A while the boost converter (I B o ) and load (I load ) currents still the same. In segment (2), BiLC signals that the batteries are fully charged (S B i = 0), then a transition back to the initial grid-tied happens. It can be seen in Fig. 7(a) that I bi and I inv dropped to zero since the MG can self-sustain its loads, maintaining the bus voltage to 300 V as shown in Fig. 7(b) . In segment (3), the intermittency of the solar energy is demonstrated. The solar irradiance started to decrease gradually leading to a gradual decrease in I B o , simulating an example of a passing cloud. It can be seen from Fig. 7(a) that I inv started to increase gradually as well to maintain the bus voltage. Throughout segment (4), the solar irradiance goes back to its value in segment (1) and I B o and I inv as well, as seen in Fig. 7 . During the last segment, S u changes to "0" (i.e., high energy price). The MGCC checks the last status of the batteries SOC to make sure it can discharge (S B i = 1) and that R B = 0, then a transition to the discharging sub-mode occurs. The MGCC tries to increase the economic savings by commanding the BiLC to discharge the batteries at a rate of 1C. It can be observed that I B i changes to 5 A and I inv changes to −5 A to maintain the DC bus voltage to 300 V.
Case 2: Shows the MGCC operation during islanded mode. The connected loads to the DC bus are 6.5 kW, and the total connected capacitance is 4800 μF. The first segment shows a transition to the initial islanding sub-mode due to power outage signaled by the AC agent or SSR inv (A AC = 1 or R inv = 1), where I inv drops to zero as shown in Fig. 8(a) . Through this sub-mode, the MGCC commands BiLC to maintain the DC bus voltage (Cm B i = 1), while the BLC to keep operating as MPPT (Cm B o = 0). It can be seen from Fig. 8(a) that I B i increases to cover the loss of I inv . In segment (2), BiLC signals batteries depletion (S B i = 1). The MGCC subsequently checks the last SSR Bo signal to confirm that the boost converter is connected (R P V = 0) and then triggers a transition to the contingency sub-mode. Within this sub-mode, the first level of load shed is triggered (Cm ls = 01) and the extra energy from the solar panels is utilized to charge the batteries with a rate of 2C to prepare it for emergencies. These changes could be observed in Fig. 8(a) , where the load current dropped as a result of the load shed (∼11 A) and the bidirectional starts charging instead of discharging (i.e., current changes from ∼3 A to −8 A) maintaining the bus voltage to 300 V. During segment (3), SSR Bo signals the tripping of the boost converter (R P V = 1). The MGCC checks the last SSR Bi signal to confirm it's not tripped and then switches to the critical sub-mode. In this sub-mode, the second level of load shed is triggered (Cm ls = 10) such that the amount of the load power connected to the bus is equal to the batteries power, which corresponds to 1C. These changes could be seen in Fig. 8(a) , where I B o drops to zero while I B i and I load coincide at 5 A. In segment (4), the boost converter is reconnected and the solar irradiance is increasing (i.e., a cloud is moving away from the solar panels) leading to a gradual increase in I B o . It can be seen in Fig. 8(a) Case 3: Is similar to case 2; however, a delay is imposed on different signals during the transitions. During segment (1), The MGCC receives a signal (R inv = 1) and then sends a command signal (Cm B i = 1) while the other controllers maintain the same operation. A delay of 40 msec in total has been imposed on the received-sent signals to the MGCC. During this delay, there was no LC regulating the bus voltage and since I load > I B o , the DC bus voltage started to decrease as shown in Figs. 9(a) and 9(b). Once the delay ended and the BiLC received the command signal (Cm B i = 1), it attempted to retain the bus voltage to 300 V. It can be noticed in Fig. 9(a) high oscillations once the BiLC starts regulating the bus voltage due to the increased error input to its PI controller, which will be explained in the next sub-section. During segment (2), the MGCC receives a signal (S B i = 1) and sends a signal (Cm ls = 01). A delay of msec order in this segment will not have a significant impact on the batteries SOC. In segment (3), the MGCC receives a signal (R P V = 1) and sends a command (Cm ls = 10). A collective delay of 50 msec was imposed on the received-sent signals to the MGCC. It can be seen from Fig. 9(a) that the delay led to over discharge of the batteries during the delay interval. This is because BiLC is responsible for regulating the bus voltage during this period of time. During the last segment, the MGCC receives a signal (R B = 1) and send two signals to execute load shed (Cm ls = 11) and to change the boost converter control (Cm B o = 1). A collective delay of 20 msec has been imposed on the received-sent signals (R B and Cm B o ). During this delay, the bidirectional converter was disconnected and there was no LC regulating the bus voltage. It can be seen from Fig. 9(b) that the bus voltage has increased significantly because I B o is much higher than I load during the delay. Once the BLC received the command to regulate the bus voltage after the delay ended, the bus voltage started to be retained to its original value 300 V. It can be seen in the zoomed areas in Fig. 9(b) that (16), derived in Section III, matches the simulation results, which will be further explained in the following section.
B. Mathematical Model Verification
The mathematical models derived in Section IV, representing communication delay impact on the DC MG bus voltage, were compared and validated with the help of results obtained from the Simulink model in Fig. 4 . The variation of V bus (t) during MG islanding with various delays (i.e., representing different wireless techs), mismatch currents (i.e., demonstrating several operating conditions), capacitance ratios and total capacitance (i.e., showing different designs) was shown and analyzed in this section. The delay event starts at 0.5 sec in the following results. Fig. 10 shows the effect of different intervals of delays (α) on the DC bus voltage with constant total capacitance (C T = 4800 μF), and mismatch current (I m = 7.1 A). The first shaded area represents the average delay of the HSPA M2M technology (α ≈ 10 ∼ 26 msec), the second shaded area represents the delay of LTE M2M, which is almost double the first one (α ≈ 30 ∼ 40 msec), then the Zigbee technology latency, which is higher (α ≈ 50 ∼ 140 msec). Hybrid communications shall have a delay-impact in-between these curves. It can be noticed that as the delay lasts longer, the voltage deviation increases, which leads to an increased error in the PI controller of the bidirectional converter, that is supposed to regulate the bus voltage in case of islanding, causing higher spikes. This error could be expressed as e(t = α)
where V bus (t) could be calculated from (16) and subsequently calculate the expected error. With HSPA M2M, LTE M2M and Zigbee, at this value of C T and I m , the voltage deviation reaches up to 6.67%, 10%, and 16.67%, respectively. Furthermore, the voltage deviation is a function of the mismatch current I m and total capacitance C T as well, i.e., worst-case scenario could take place if the generated power from the DERs at the instant of islanding is zero, e.g., a cloud was passing by the solar panels, the batteries were depleted and C T was critically small. This scenario might lead to swift changes in the voltage level, triggering protection relays of the DC MG, which are occasionally based on the (d/dt) values of voltage and current, and/or voltage limits of ±(0.05 ∼ 0.01 pu) [37] . Spikes are a function of C bi : C bo among other variables, which will be discussed hereafter. Fig. 11 demonstrates how the DC bus voltage behaves with different C T values, fixed α = 40 msec and I m = 3.2 A. It can be seen that the rate of voltage deviation is decreasing with the increase in the capacitance value, as the discharge rate is governed by e α/τ M G I , where τ M GI is the circuit time constant, which is equal to ( Fig. 12 presents the DC bus voltage behavior at fixed C T = 4800 μF, α = 40 msec and various mismatch currents. It can be noticed that as the I m increase/decreases, the DC bus voltage varies proportionally with it. If P generated ≈ P demand , the DC bus voltage remains around 300 V, as shown when I m ≈ −0.25 A. Fig. 13 verifies that at the islanding moment, for different I m values, constant α = 40 msec, C bi : C bo = 1:1 and C T = 4800 μF, the average output boost current changes suddenly and almost stays at the new operating point during the delay (varies slowly), since the latency duration is short compared to the MPPT speed, which is consistent with (15) when C bi ≥ C bo . In addition, it can be noticed that in the time interval marked (X) all the currents take 10 msec to reach the new operating point. This is due to the low pass filter, which collects the measurements with an average of 100 cycle/sec. Fig. 14 shows a comparison of (4), (16) and the simulation results at different I m and constant α = 40 msec, C bi : C bo = 1:1 and C T = 4800 μF. It can be seen that the error in (4) is around 20% and increases with α, while it's less than 4% in (16) . This is due to the fact that (4) was simplified using ideal sources. (16) as the ratio C bi : C bo varies from unity, this can be explained in (16) due to the approximation, that one of the DERs with its converter, could be represented as a current source depending on the ratio of C bi : C bo as mentioned earlier in Section IV. Furthermore, it can be seen that as C bo /C bi increases, the DC voltage spike decreases and that is because most of the current injected by C bi to recover to 300 V is being absorbed by the bigger capacitor C bo . Moreover, this has to do with the dynamics of the PI controllers, sources and the converters after the delay ends, which is beyond the scope of this paper. It can be perceived from Figs. 14 and 15 that (16) can be used to represent the behavior of the DC bus during a delay. Fig. 16(a) captures the floating behavior of the DC bus voltage during the delay using the mathematical model (16) . It represents the variation of the mismatch current I m , delay α and the DC bus voltage V bus (t) in (16) at load demands 7.8 kW, DERs generation ≥ 5.7 kW, C T = 2400 μF and capacitance ratio 1:1. It can be observed that as the delay and the mismatch current increase (I D E Rs − generation | t0− greater than I demand | t0− ), V bus (t) increases. This is because once the inverter got disconnected, the extra current that was going to the grid started to increase the bus voltage since there was no LC to regulate the voltage during the delay (i.e., take the extra current). While, as the delay increases and mismatch current decreases, V bus (t) decreases. This is because P generation | t0− of the DERs < P demand | t0− (i.e., the MG was receiving current from the grid right before the inverter got disconnected and the delay occurrence). At α = zero (i.e., no delay), it can be seen that the DC bus voltage will be V (0−) D C , which is the value of the bus voltage right before any delay happens, in our case it is 300 V, assuming the voltage was regulated by one of the LCs. This validates (16) conceptually.
Also, it can be seen in Fig. 16 (a) that V bus (t) could vary between ∼ 116% and 67% of its original value (i.e., 300 V) under these operational conditions with long delays. It can be noticed in Figs. 16(a)-16(d) that as C T increases, V bus (t) variation decreases, and at high C T values, V bus (t) variation becomes >0.3% (i.e., > 1 V) as shown in Fig. 16(d) . Then it can be perceived that as a physical solution to mitigate the latency impact of the ICT to be used in the MG, is to increase C T .
Figs. 17(a)-17(d) are similar to Figs. 16(a)-16(d). However, the MG operational condition inputs to the mathematical model were P demand = 4.5 and DERs generation ࣙ4.5 kW. It can be seen that at I m = zero (i.e., MG was not sending or receiving any current to the grid), V bus (t) is fixed at 300 V regardless of α. This is due to the operational conditions of the MG right before and during the delay (i.e., I demand | t0− = I generation | t0− ). Also, it can be seen that the bus voltage could reach up to ∼500 V with α = 100 msec under certain operational conditions.
VI. CONCLUSION
This paper presents a control scheme for DC MGs and analyzes the impact of latency of various wireless communication technologies, within HAN, on the DC CCMGs performance. Mathematical models were developed to illustrate and predict the behavior of MGs during latencies. It was found that the impact severity varies with the mismatch current, which is an unpredictable factor, and the total capacitance/capacitance ratios of the converters, which is a design factor. This study suggests that the design of an MG should be coordinated along with the selection of the ICT. If cost-effective ICT with long delays is to be deployed, more investment has to be done on the MG design. For example, if Zigbee is to be used, a high capacitance should be utilized to mitigate the impact of long delays, and if HSPA M2M is to be employed, less capacitance is required. However, the use of large capacitances to compensate for the mechanical inertia, as in the AC systems, leads to high fault currents. Moreover, long latencies at high mismatch current and low capacitance will cause a swift change in DC bus voltage and current, which might cause the protection relays to be triggered. Therefore, MGs should be designed, while considering ICT latency, the capacitance of the DER's converters, protection relay settings and the proposed mathematical models to have more sustainable CCMGs.
The mathematical model could be used to give insight and predict the DC bus voltage behavior during a delay. The inputs to the mathematical model are design parameters, the total capacitance, capacitances ratio of the DERs, and ICT to be used. The operational condition inputs to the mathematical model are the load demands and the DERs generation. The output shall show the DC bus variation under the various selected operational conditions, which could be used either to alter the MG design parameters or change the protection set points to tolerate the delay impact while no LC is regulating the bus voltage. The model shows a physical solution to mitigate the impact of latency of the ICT to be used in the MG, which is increasing the total capacitance connected to the DC bus C T .
APPENDIX
Functionalities of LCs are highlighted in blue in Table IV. TABLE III  TRANSITIONS BETWEEN FUNCTIONAL SUB-MODES WITHIN THE ISLANDED AND GRID-TIED MODES OF OPERATION 
